Search for More Jobs

Similar Jobs

Quality Engineer

Kelly Services Redwood City, CA

Front-End Tool / Design Automation

Intel Corporation Santa Clara, CA

Array Product Development Engineer

Intel Corporation Santa Clara, CA
Get alerts for jobs like this Get jobs like this tweeted to you

Locate this job

Location: Santa Clara, CA
Application Deadline: None
Type: Full time
Career Level: Entry Level
Salary Range: Not specified
Number of Jobs: 1
Relocation Available: No

Industries

Technology,

Description

About Design Automation at Intel

For years, Intel has delivered leading edge, cost effective solutions that have influenced the way the world connects to people, data, processes and things. We are on a journey to enrich the lives of every person on earth through advanced and innovative technology solutions. As the industry shifts, there has never been a better time to take full advantage of Intel's silicon technology leadership. We invite you to explore opportunities across our manufacturing organizations and help us design and build the future of computing technology. With leading-edge practices like Design for Manufacturability (DFM), product identification and traceability, we are seeking talented people like you to help us continue to make great advances in semiconductor manufacturing.

We have opportunities in our Analog and Custom Design Teams in the following areas:
Analog and Custom Physical Design and Layout for Serdes
High Speed Serial IO
Analog IP
SRAM
DDR4
Standard Cell Libraries
If interested in exploring any of these areas, we welcome you to apply to this position.

Qualifications
MINIMUM QUALIFICATIONS:
BS with 4 years of related experience or MS with 2 years of related experience in Electrical Engineering, Computer Engineering or a related discipline.
Associates Degree with 4 years of directly related experience.

PREFERRED QUALIFICATIONS (any combination of the following):
Full custom physical design at the transistor level
Layout verification tools and techniques, including DRC, LVS, and Reliability checking
Analog and high frequency layout best practices
Scripting for automation of physical design processes
Floor-planning, power grid planning, full chip integration
Experience with custom auto-routing tools and techniques
MOS devices and process technology
Design of digital and analog circuits
Standard cell library development
Methods for Design for Manufacturability and Reliability
Customer interface responsibility may include development and delivery of training materials.
Some travel may be required
Experience with sub-40 nm process technologies and industry physical design tools such as Virtuoso/XL, ICC is a plus


 Apply on company website